A 24 GHz programmable frequency divider in 65-nm CMOS process is presented in this paper. The divide ratio can be varied from 208 to 270 in a step size of 2.The divider consists of a divide-by-2, an 8/9 dual-modulus prescaler, a programmable pulse-swallow counter and a buffer. The post simulation results demonstrate that the divider can operate with the input frequency ranging from 16
Introduction
Frequency dividers are widely used in many communication systems such as frequency synthesizer, time-recovery circuits and clock generation circuits. In a phase-locked loop (PLL), a frequency divider is to divide down the local oscillation frequency generated by the voltage-controlled oscillator (VCO) to make a comparison with the reference frequency. The programmability provided by the frequency divider leads to different locking frequencies of the PLL.
In this paper, a programmable divider for a 24 GHz PLL is presented. Fig. 1 shows the architecture of the PLL, and the proposed programmable divider is presented in the dashed box. As the input frequency of the proposed programmable divider is approximately 24~26 GHz, the proposed programmable divider is started by a divide-by-2 instead of traditionally a DMP to provide a large frequency division bandwidth and to reduce the burden of the DMP. 
Circuit design
As shown in Fig. 1 , for the 8/9 DMP, it divides by 8 when modulus controller (MC) is set to be '0' and 9 when MC is '1'. Then, the counter value of the pulse counter and swallow counter are set to be P and S, respectively. Before swallow counter counts to 0, MC is high so that the DMP divides by (N+1) which is 9 in this paper. When swallow counter counts to 0, MC changes to be low so that the DMP begin to divide by N which is 8 in this paper. Hence, the modulus of the DMP and the pulse-swallow counter is
As mentioned in Fig. 1 , P is set from 13 to 16, S from 0 to 7 while N is set to be 8. Consequently, the modulus M * can vary from 104 to 135 continuously.
Taking the divide-by-2 into consideration, the overall divide ratio of the proposed programmable divider is
Which means the divide ratio of the proposed programmable divider varies from 208 to 270 in a step of 2.
Divide-by-2
Fig . 2 illustrates the structure of the proposed divide-by-2 frequency divider. The divider consists of two same latches in cascade, namely master latch and slave 1855 latch. The output of the slave latch is inverted and fed back to the data input of the master latch as shown in Fig. 2 (a) . This kind of feedback enables the divide-by-2 to oscillate at a certain frequency f osc without any input signal. The self-oscillation frequency f osc generally decides the operating frequency of a divider. The higher the self-oscillation frequency is, the higher the speed of operation will be. Also the input clock amplitude required in the vicinity of f osc is very small, it is usually best to design 2f osc to be slightly higher than the input frequency f in of the divider to allow robust divider operation [1] . The latch uses a pseudo-differential structure which is different from the conventional frequency divider in which the tail current source is removed. 
The pulse-swallow counter
The block diagram of the pulse counter and swallow counter are shown in Fig. 6 .
Both of the pulse counter and swallow counter consist of several DFFs and logic gates. In the pulse counter, P 0~P3 are the control bits of the counter, LD is a load signal or reset signal for both the pulse counter and the swallow counter 
Layout design and post simulation results
In this paper, the proposed programmable divider is fabricated in 65-nm CMOS process. The layout of the proposed programmable divider is shown in Fig. 8 . The area of the layout is 655×650μm 2 .The inductors in the layout are adopted in the buffer which is to connect the divide-by-2 and the DMP. The buffer adopts a two stage CML differential amplifiers with resistive loads and inductive peaking for high-speed operation. The control bits are that P 3 P 2 P 1 P 0 =1100, S 2 S 1 S 0 =100, which means the divide ratio M=2M * =2(NP+S) =216. And the load is 50 Ω. The current consumption is 7.3 mA from a 1.2 V power supply.
In Fig. 10 , the transient waves are the input signal, output signal of the 8/9
DMP and the MC signal, respectively. When MC is high, the 8/9 DMP is in divide-by-9 mode while in divide-by-8 mode when MC is low. Four divide-by-9 periods can be counted in the output of the 8/9 DMP which corresponds to the control bits S 2 S 1 S 0 =100.
As shown in Fig. 11 , with the total divide ratio of 216 and the input 1859 frequency of 32 GHz, the output frequency is approximately 148.15 MHz. The performances of this work and some previously published programmable frequency divider are summarized in Table 1 for comparison. 
Conclusions
This paper presents a programmable divider designed in 65-nm CMOS process with divide ratio varied from 208 to 270 in a step of 2. The post simulation results
show that the divider can work properly with the input frequency from 16 GHz to 32 GHz while the power consumption is 8.76 mW.
